%0 Journal Article
%T Design of n-Bit Adder without Applying Binary to Quaternary Conversion
%J Engineering and Technology Journal
%I University of Technology-Iraq
%Z 1681-6900
%A Khalaf, Walaa MH.
%A Zaghar, Dhafer
%A Al-majdi, Kadhum
%D 2019
%\ 03/25/2019
%V 37
%N 3A
%P 106-111
%! Design of n-Bit Adder without Applying Binary to Quaternary Conversion
%K CCCi
%K Full Adder (FA)
%K Multi Valued Logic (MVL)
%K Quaternary Logic
%R 10.30684/etj.37.3A.5
%X Microprocessor has been considered as most important part in ICs manufacturing and making progress since more than 50 years, so increasing microprocessor speed is paid attention in all technologies. ALU is known as the slowest part in microprocessor because of the ripple carry, nowadays microprocessor uses 8-uints as pipeline, each one has 8-bits for implementing 64-bit, working in this form has been captured the microprocessor development and limited its speed for all its computations. Parallel processing and high speed ICs always trying to increase this speed but unfortunately it remains limited. The contemporary solution for increasing microprocessors speed is the Multiple Valued Logic (MVL) technology that will reduce the 8-bits to 4-qbits, this paper proposes a new design of a 2-qbit full adder (FA) as a basic unit to implement MVL ALU (AMLU) that has 8-units as pipeline, each one consists of 4-qbits to implement 32-qbit which is equivalent to 64-bit, without applying binary to quaternary conversion and vice versa. The proposed design increases microprocessors speed up to 1.65 times, but also a little increase of implementation.
%U https://etj.uotechnology.edu.iq/article_168822_a7be6f6f0d6d05d404d2061805067a25.pdf