Design of Software Approach for Speeding up Addition Arithmetic Operation

Imad Matti Bakko
Al Mamoon University College, Computer Science Department/Baghdad
Email: emad_matti@yahoo.com

Received On: 17/9/2012 & Accepted On: 10/1/2013

ABSTRACT
This paper presents a new method to perform arithmetic addition operation on numbers in a faster way in comparison with the exist one on computers.

The proposed method builds a new architecture for the Adder Circuit in the CPU, which does not perform any carry operations. In fact, there is no need for a waiting time to perform carrying bits from low order positions to high order positions when adding two numbers.

The new method is successfully tested with many different examples.

Keywords: Shift, Rotate and Add operations, Carry concept, Adder Circuit, Clock Cycles.

تصميم طريقة برمجية لتسريع عملية الجمع الحسابية

الخلاصة
تقدم هذا البحث طريقة جديدة لتنفيذ عملية الجمع الحسابية على الأعداد بصورة أسرع مقارنة بما هو معتمد عليه حاليا في الحاسبات الإلكترونية. تقترح هذه الطريقة بناء معمارية دائرة الجمع (adder circuit) في المعالج المركزي. بحيث لا يوجد فيها عملية التحميل (carry), حيث لا يوجد وقت للانتظار (waiting) عند تنفيذ عملية التحميل (carry bit) من المرتبة السابقة للعدد إلى المرتبة اللاحقة له وذلك عند جمع عددين.

تم اختبار تفاصيل الطريقة الجديدة بنجاح على أمثلة عديدة مختلفة.

https://doi.org/10.30684/etj.31.3B.11
2412-0758/University of Technology-Iraq, Baghdad, Iraq
This is an open access article under the CC BY 4.0 license http://creativecommons.org/licenses/by/4.0
INTRODUCTION

To implement the add micro operation in computer, we need registers that hold data, and digital components that perform the arithmetic addition.

Figure (1), shows block diagram, which accepts two binary digits on its inputs, and produces two binary digits on its outputs, a sum bit, and a carry bit[1].

The digital circuit that generates the arithmetic sum of two binary numbers of any lengths is called binary adder.

The binary adder is constructed with full-adder circuits connected in a cascade, with the output carry from one full-adder connected to the input carry of the next full-adder. Figure (2), shows the interconnections of four full-adders (FA) to provide a 4-bit binary adder [2], [3].

The augends bits of A and the addend bits of B are designated by subscript numbers from right to the left, with subscript 0 denoting the low-order bit. The carries are connected in a chain through the full-adders.

The input carry to the binary adder is C₀ and the output carry is C₄. The S outputs of the full-adders generate the required sum bits [1][2].

Since the output carry from each full-adder (FA) is the input carry of the next-high-order full-adder, hence to generate the sum S₁ for example it depends on the carry C₁ generated from the previous full-adder (FA) and so forth. This situation
does not speed up the add micro operation, since there is a waiting time to generate a carry bit as an input to the next full-adder.

THE PROPOSED METHOD FOR ADDING TWO 4-BITS BINARY NUMBERS

Let $A = (a_2, a_1, a_0)_2$, and $B = (b_2, b_1, b_0)_2$.

Be two binary numbers.

We put the digits of the number $A$ in 3 registers, say $A_1$, $A_2$, and $A_3$ in the following manner:

<table>
<thead>
<tr>
<th>$2^7$</th>
<th>$2^6$</th>
<th>$2^5$</th>
<th>$2^4$</th>
<th>$2^3$</th>
<th>$2^2$</th>
<th>$2^1$</th>
<th>$2^0$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>$a_0$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>$a_1$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>$a_2$</td>
</tr>
</tbody>
</table>

i.e. the digit $a_0$ in the position $2^0$ of the number $A$ will be in the position $2^0$ of register $A_1$.

The digit $a_1$ in the position $2^1$ of the number $A$ will be in the position $2^1$ of register $A_2$.

The digit $a_2$ in the position $2^2$ of the number $A$ will be in the position $2^2$ of register $A_3$.

We put also the digits of the number $B$ in register say $R$ as follows:

<table>
<thead>
<tr>
<th>$2^7$</th>
<th>$2^6$</th>
<th>$2^5$</th>
<th>$2^4$</th>
<th>$2^3$</th>
<th>$2^2$</th>
<th>$2^1$</th>
<th>$2^0$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$b_7$</td>
<td>$b_6$</td>
<td>$b_5$</td>
<td>$b_4$</td>
<td>$b_3$</td>
<td>$b_2$</td>
<td>$b_1$</td>
<td>$b_0$</td>
</tr>
</tbody>
</table>

For the sum of the number $A$ and $B$, we use a register say $S$, and we put 0 in all positions of it, as follows:

<table>
<thead>
<tr>
<th>$2^7$</th>
<th>$2^6$</th>
<th>$2^5$</th>
<th>$2^4$</th>
<th>$2^3$</th>
<th>$2^2$</th>
<th>$2^1$</th>
<th>$2^0$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>$S$</td>
</tr>
</tbody>
</table>

Now, to add the numbers A and B into the sum register $S$, the method suggest the truth table which is shown in Table (1).

**Table (1) Suggested Truth Table for Adder Circuit.**
Algorithm for adding two 4-bits numbers.

Input: Two 4-bit numbers
Output: Sum of 4-bit numbers

1. START.
2. \( i \leftarrow 0 \).
3. DO
   If the digit in the position \( 2^i \) of register \( A_1 \) is not equal to 1, then
   \begin{enumerate}
   \item if the digit in the position \( 2^i \) of register \( R \) is not equal to 0, then
     \begin{enumerate}
     \item if the digit in the position \( 2^i \) of register \( A_2 \) is equal to 0, then
       \begin{enumerate}
       \item shift to the left the digit in the position \( 2^i \) to the position \( 2^{i+1} \) of register \( A_3 \).
       \item put 0 instead of 1 in the position \( 2^i \) of register \( R \), and \( A_3 \).
       \end{enumerate}
     \end{enumerate}
   \end{enumerate}
   else
   \begin{enumerate}
   \item shift to the left the digit in the position \( 2^i \) to the position \( 2^{i+1} \) of register \( A_2 \).
   \item put 0 instead of 1 in the position \( 2^i \) of register \( R \), and \( A_2 \).
   \end{enumerate}
   end \{5\}
   end \{2\}
   else
   \begin{enumerate}
   \item if the digit in the position \( 2^i \) of register \( R \) is not equal to zero then
     \begin{enumerate}
     \item Shift to the left the digit in the position \( 2^i \) to the position \( 2^{i+1} \) of register \( A_1 \).
     \item put 0 instead of 1 in the position \( 2^i \) of register \( R \), and \( A_1 \).
     \end{enumerate}
   \end{enumerate}
   end \{7\}
   else
   \begin{enumerate}
   \item if the digits in the position \( 2^i \) of registers \( A_2 \) and \( A_3 \) are not equal to 0 then
     \begin{enumerate}
     \item 
     \end{enumerate}
   \end{enumerate}
Design of Software Approach for Speeding up Addition Arithmetic Operation

begin \{8\}
  \begin{itemize}
  \item a. put 0 in the position $2^i$ of registers $A_2$ and $A_3$.
  \item b. shift to the left the digit in the position $2^i$ to the position $2^{i+1}$ of register $A_1$.
  \item c. put 0 in the position $2^i$ of register $A_1$.
  \end{itemize}
end \{8\}

\textbf{end} \{6\}

Add the digits in the position $2^i$ of registers $A_1$, $A_2$, $A_3$, and $R$.
put the sum in the position $2^i$ of register $S$.

\textbf{i} = \textbf{i} + 1.

\textbf{WHILE} ( \textbf{i} < 3 )

4. Add the digits in the position $2^3$ of registers $A_1$, $A_2$, $A_3$, and $R$.
5. Put the sum in the position $2^3$ of register $S$.
6. STOP.

\textbf{Note1}: The number in the register $S$ will be the result of adding the numbers $A$ and $B$.

\textbf{Example for Adding Two 4-Bits Numbers According to Proposed Algorithm}

Suppose the number A=(011)$_2$ is added to the number B=(110)$_2$, without performing the carry operations. the following steps can be followed:

1. Put the digits of the number A in 3 registers, say register $A_1$, register $A_2$, and register $A_3$, in the following manner (since number A consists of 3 digits):

\begin{align*}
2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & \text{Register A1} \\
0 & 0 & 0 & 0 & 0 & 1 & 0 & \text{Register A2} \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \text{Register A3}
\end{align*}

The digit in the position $2^0$ of A will be in the position $2^0$ of register $A_1$.
The digit in the position $2^1$ of A will be in the position $2^1$ of register $A_2$.
And the digit in the position $2^2$ of A will be in the position $2^2$ of register $A_3$.

2. put the digits of the number B in register $R$ as follows:

\begin{align*}
2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\
0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & \text{Register R}
\end{align*}

3. put 0 in all positions of register $S$ (for the sum) as follows:-

\begin{align*}
2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \text{Register S}
\end{align*}

4. Since the digit in the position $2^0$ of register $A_1$ is equal to 1, and the digit in the position $2^0$ of register $R$ is equal to 0, and the digits in the positions $2^0$ of registers $A_2$ and $A_3$ are equal to 0, we add the digits in the position $2^0$ of registers $A_1$, $A_2$, $A_3$, and $R$, then we put the sum in the position $2^0$ of register $S$, which will be 1, as follows:-

\begin{align*}
2^1 & 2^2 & 2^1 & 2^0
\end{align*}

385
5. Since the digit in the position 2^1 of register A_1 is equal to 0, and the digit in the position 2^1 of register R is equal to 1, and the digit in the position 2^1 of register A_2 is equal to 1, we shift to the left the digit in the position 2^1 of register A_2 to the position 2^2 of it. Then put 0 in the position 2^1 of register R.
And take the sum of the digits in the position 2^1 of registers A_1, A_2, A_3, and R.
Put the sum in the position 2^1 of register S, as follows:

\[
\begin{array}{cccc}
2^3 & 2^2 & 2^1 & 2^0 \\
0 & 0 & 0 & 1 \leftarrow \text{register S}
\end{array}
\]

6. Since the digit in the position 2^2 of register A_1 is equal to 0, and the digit in the position 2^2 of register R is equal to 1, and the digit in the position 2^2 of register A_2 is equal to 1, we shift to the left the digit in the position 2^2 of register A_2 to the position 2^3 of it. Then put 0 instead of 1 in the position 2^2 of register R.
Take the sum of the digits in the position 2^2 of registers A_1, A_2, A_3, and R.
Put the sum in the position 2^2 of register S, as follows:

\[
\begin{array}{cccc}
2^3 & 2^2 & 2^1 & 2^0 \\
0 & 0 & 0 & 1 \leftarrow \text{register S}
\end{array}
\]

7. Add the digits in the position 2^3 of registers A_1, A_2, A_3, and R.
Put the sum in the position 2^3 of register S, as follows:

\[
\begin{array}{cccc}
2^3 & 2^2 & 2^1 & 2^0 \\
1 & 0 & 0 & 1 \leftarrow \text{register S}
\end{array}
\]

The number in the register S is the result of adding the numbers A and B, which is the same result of adding A and B with carry.

**Testing the Proposed add method with many other test data:**

In this subsection, 9 different samples for adding two binary numbers A and B, are introduced.
The results of applying the suggested add method are the same results of adding them with carry.

**Test data 1**

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>S</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1</td>
<td>0 0 1 1</td>
<td>1 0 1 0</td>
</tr>
</tbody>
</table>

\[
\begin{array}{cccc}
2^3 & 2^2 & 2^1 & 2^0 \\
A_1 & A_2 & A_3 & R & S
\end{array}
\]
### Design of Software Approach for Speeding up Addition Arithmetic Operation

With using carry. Without using carry according to Algorithm.

<table>
<thead>
<tr>
<th>Test data 2</th>
<th>Test data 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0 1 1 1</td>
<td>A = 0 1 1 1</td>
</tr>
<tr>
<td>B = 0 1 0 1</td>
<td>B = 0 1 1 1</td>
</tr>
<tr>
<td>S = 1 1 0 0</td>
<td>S = 1 1 1 0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test data 4</th>
<th>Test data 5</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0 1 1 1</td>
<td>A = 0 1 1 0</td>
</tr>
<tr>
<td>B = 0 1 1 0</td>
<td>B = 0 1 1 1</td>
</tr>
<tr>
<td>S = 1 1 0 1</td>
<td>S = 1 1 0 1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test data 6</th>
<th>Test data 7</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0 1 0 0</td>
<td>A = 0 1 1 1</td>
</tr>
<tr>
<td>B = 0 0 1 1</td>
<td>B = 0 1 0 0</td>
</tr>
<tr>
<td>S = 0 1 1 1</td>
<td>S = 1 0 1 1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Test data 8</th>
<th>Test data 9</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0 1 0 1</td>
<td>A = 0 1 0 1</td>
</tr>
<tr>
<td>B = 0 1 0 1</td>
<td>B = 0 1 1 0</td>
</tr>
<tr>
<td>S = 1 0 1 0</td>
<td>S = 1 0 1 1</td>
</tr>
</tbody>
</table>
ADD OPERATIONS VS. SHIFT OPERATION AND ROTATE OPERATIONS

In 8085 microprocessor:
The 8085 microprocessor does not provide a shift instruction; however, it does provide two forms of rotate in two directions:
1. RLC       Rotate left instruction.
2. RRC       Rotate right instruction.
3. RAL       Rotate left instruction through carry.
4.RAR       Rotate right instruction through carry.

To compare the delay time between add operations, from one side and the rotate operations, from the other side, we must know the time required for each instruction.

Table (2) lists some of the 8085 add instructions set in comparison with rotate instructions, along with delay information [3].

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Cycles</th>
<th>SDK-85</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD M</td>
<td>7</td>
<td>2.28</td>
</tr>
<tr>
<td>ADC M</td>
<td>7</td>
<td>2.28</td>
</tr>
<tr>
<td>ADI</td>
<td>7</td>
<td>2.28</td>
</tr>
<tr>
<td>ACI</td>
<td>7</td>
<td>2.28</td>
</tr>
<tr>
<td>DAD</td>
<td>10</td>
<td>3.26</td>
</tr>
<tr>
<td>RLC</td>
<td>4</td>
<td>1.30</td>
</tr>
<tr>
<td>RRC</td>
<td>4</td>
<td>1.30</td>
</tr>
<tr>
<td>RAL</td>
<td>4</td>
<td>1.30</td>
</tr>
<tr>
<td>RRC</td>
<td>4</td>
<td>1.30</td>
</tr>
</tbody>
</table>

It’s obvious from Table (2) that the rotate instructions require less number of clock cycles in comparison with the add instructions. That is the reason behind the suggestion of the method mentioned, which include shifting and a kind of add operation, which does not include any carry concept.

In 8086, 8088 and other:-
These microprocessors provide a set of shift instructions and a set of rotate instructions which position or move numbers to left or right within register or memory location [4].
The set of shift and rotate instructions are shown in Table (3).
Design of Software Approach for Speeding up Addition Arithmetic Operation

Table (3) 8086 shift and rotate instructions.

<table>
<thead>
<tr>
<th>ABBREVIATION</th>
<th>INSTRUCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHL</td>
<td>Shift Logical Left</td>
</tr>
<tr>
<td>SAL</td>
<td>Shift Arithmetic Left</td>
</tr>
<tr>
<td>SHR</td>
<td>Shift Logical Right</td>
</tr>
<tr>
<td>SAR</td>
<td>Shift Arithmetic Right</td>
</tr>
<tr>
<td>RCL</td>
<td>Rotate Left Through Carry</td>
</tr>
<tr>
<td>ROL</td>
<td>Rotate Left</td>
</tr>
<tr>
<td>RCR</td>
<td>Rotate Right Through Carry</td>
</tr>
<tr>
<td>ROR</td>
<td>Rotate Right</td>
</tr>
</tbody>
</table>

Table (4), illustrates the differences in the delay time (in clocks) between the add operations from one side and the shift and rotate operations from the other side [4].

Table (4) 8086, 8088 and others microprocessors and their instructions times.

<table>
<thead>
<tr>
<th>Format</th>
<th>Microprocessor</th>
<th>Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC reg, reg</td>
<td>8086, 8088</td>
<td>3, 3 respectively</td>
</tr>
<tr>
<td>ADC mem, reg</td>
<td>8086, 8088, 80286,</td>
<td>16+ea, 24 respectively</td>
</tr>
<tr>
<td></td>
<td>80386, 80486</td>
<td>7, 7, 3 respectively</td>
</tr>
<tr>
<td>ADC reg, mem</td>
<td>8086, 8088, 80286,</td>
<td>9+ea, 13+ea respectively</td>
</tr>
<tr>
<td></td>
<td>80386</td>
<td>7, 6 respectively</td>
</tr>
<tr>
<td>SAL reg, l</td>
<td>8086</td>
<td>2</td>
</tr>
<tr>
<td>SHL reg, l</td>
<td>8088</td>
<td>2</td>
</tr>
<tr>
<td>SAL mem, l</td>
<td>8086</td>
<td>15+ea</td>
</tr>
<tr>
<td>SHL mem, l</td>
<td>8088</td>
<td>23+ea</td>
</tr>
<tr>
<td>ROL reg, l</td>
<td>8086, 8088</td>
<td>2, 2 respectively</td>
</tr>
<tr>
<td>RCL</td>
<td>8086, 8088</td>
<td>2, 2 respectively</td>
</tr>
</tbody>
</table>

This method presents a new design of the adder circuit, since the shift instructions (rotate instructions in 8085) is simple, cheap, fast, and does not cost any waiting time [5], [6], [7], [8].

CONCLUSIONS
The proposed approach is successfully implemented and tested. But some points can be inferred:
1. The add operation is built on the carry concept by hardware means, while the proposed algorithm is built by software means.
2- Since there is always a waiting time to add the carry bit from low-order position to high-order position, hence the add with carry operation will be slower in comparison with the proposed add operation.

3- The idea of proposed algorithm is to exchange carry operation with (move or shift) operation to reduce the execution time.

4- Its recommended to develop a general algorithm that extends the numbers A and B as follows:

\[ A = (a_7, \ldots, a_2, a_1, a_0)_2 \quad \text{and} \quad B = (b_7, \ldots, b_2, b_1, b_0)_2. \]

5- It's recommended to develop a general algorithms to perform all other arithmetic operations.

REFERENCES


[5]. "LOOKAHEAD ADDERS - CARRY [PDF]"
www.google.com

[6]. Fast Addition Carry Lookahead” , "Harvey Mudd College"
www.yahoo.com

[7]. " Carry-lookahead Adder ", WIKIPEDIA the Free Encyclopedia.
WWW.YAHOO.COM

[8]. " Carry- save Adder ",Wikipedia , the free Encyclopedia.
www.yahoo.com